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Abstract— This paper presents a novel Hybrid Direct Power
Converter (HDPC) which overcomes the two main disadvan-
tages of matrix converters, limited voltage transfer ratio and
low immunity to grid disturbance. The proposed converter is
formed by integrating a reversible auxiliary boost converter in
the dc link of the two-stage matrix converter. Therefore the
HDPC can provide unity voltage transfer ratio even in the case
where the supply voltage is highly unbalanced. The proposed
converter also preserves most of the inherent advantages of the
conventional matrix converter such as: controllable input power
factor, sinusoidal supply currents and bi-directional power flow.
A novel predictive current control technique for the HDPC is
also proposed for minimum energy storage in the converter.
Important aspects of design, control and implementation of
the new HDPC are presented including theoretical analysis and
simulations. Experimental waveforms at unity voltage transfer
using a laboratory prototype are presented to confirm the
viability of the proposed idea.
Index Terms— AC/AC Converters, Matrix Converters, Voltage
Transfer Ratio, Unbalanced Voltage, Predictive Current Control.
I. INTRODUCTION
A Two-stage Matrix Converter (TMC) performs direct ac/ac
power conversion without using any intermediate energy stor-
age [1], [2]. Absence of large energy storage devices allows
the TMC to be integrated into a more compact drive system
compared to traditional ac/ac converters [3]. The TMC also
exhibits the inherent benefits of the standard matrix converters
[4], [5]: sinusoidal supply currents, unity power factor and
bi-directional power flow . The basic circuit diagram of the
TMC is shown in Fig. 1. In addition to these basic elements a
clamp circuit is necessary for the protection of the converter
[6], [7]. In [3], different arrangements for the switches in the
rectification stage were proposed to minimise the number of
components.
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Fig. 1. Circuit diagram of the two-stage matrix converter
Despite all the rewards of using a TMC in a motor drive
system, it has two major disadvantages. Firstly the output
voltage of a TMC is limited to 86% of the input. Therefore,
limited torque at rated current can be achieved if a standard
machine designed for the normal grid voltage is driven by
a TMC. However, in some situations, such as in aerospace
applications, motors can be specifically designed to suit the
TMC [4]. However, design and production of these motors will
address a much smaller market segment. Therefore, cost of the
final product could be comparably higher than a similar power
level standard voltage motor. Secondly, any disturbances in
the supply such as voltage unbalance and harmonics will be
reflected in the load side, since no energy storage elements
are involved in the power conversion. These disturbances
deteriorate the quality of the output voltage and reduces the
voltage transfer ratio. Different techniques to maintain the load
voltage quality and maximum voltage transfer ratio during the
above mention disturbances were investigated in the literature
[7]–[10]. However, these techniques can provide maximum of
86% voltage transfer. Therefore, investigation into an alterna-
tive topology is important to overcome the maximum voltage
transfer limitation of a TMC while maintaining its benefits.
This paper presents the Hybrid Direct Power Converter
(HDPC), which could overcome the above mention disadvan-
tages of the TMC. Due to the unity voltage transfer capability,
the HDPC can be used to drive standard voltage motors. The
HDPC maintain a higher average dc link voltage by connecting
an Auxiliary Voltage Source (AVS) in the dc link of the TMC.
Therefore, the inversion stage can syntheses the higher load
voltages. Balanced load voltages having unity voltage transfer
can be achieved at highly unbalanced voltage situations. In ad-
dition, the proposed converter preserves all the advantages of
the TMC. This is achieved by implementing a novel predictive
current control technique on the AVS. However, the proposed
HDPC has lower energetic efficiency than the conventional
TMC due to the addition of extra switching elements in the
power flow. These additional devices increase the complexity
of control, size and weight of the converter which are the main
disadvantages of the new topology.
II. HYBRID DIRECT POWER CONVERTER
A. Structure of the Hybrid Direct Power Converter
The Hybrid Direct Power Converter is based on integrating
an AVS at the intermediate dc link of a TMC [11], [12], as
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Fig. 2. The Hybrid Direct Power Converter.
shown in Fig. 2(a). The main purpose of the hybrid approach is
to boost the average dc link voltage in order to provide higher
load voltages when required. The AVS is fed from the variable
dc output of the Current Source Inverter CSI type rectification
stage. This is possible because of the current source nature
of the AVS at its input port. The AVS will start feeding higher
voltage to the dc link when the converter demands higher load
voltages than 86% of the supply. In this situation, both the AVS
and the rectification stage provide power to the inversion stage
in order to fulfil the increased load voltage demand. When the
load voltage demand is below 86% of the supply, the AVS is
disabled and all the power is fed directly from the rectification
stage. In such a situation operation of the HDPC is similar to
a TMC. Eventually at unity voltage transfer ratio, the AVS will
process only a fraction of the load power. Therefore, the size
of the AVS can be minimised by proper control of the overall
converter.
B. Hybrid Direct Power Converter with reversible boost type
Auxiliary Voltage Source
The AVS of the HDPC can be of any type of dc to dc
converter [11]. However, the following discussions are focused
on using a simple dc to dc reversible boost converter for the
AVS [12]. Being simple to control, allowing reversible power
flow and having a lower number of components are the main
reasons for selecting this simplest dc to dc boost converter. The
circuit diagram of the proposed HDPC is shown in Fig. 2(b).
All the switches in the AVS are implemented using an Insulated
Gate Bipolar Transistor (IGBT) and an anti-parallel diode. The
dc to dc boost converter consists of LAUX , CAUX , TR1 and
TR2. Switch TR1 will be operated in order to control the
currents through LAUX and to maintain a constant dc voltage
at CAUX . The capacitor CAUX provides the necessary voltage
source behaviour of the AVS. Switch TR2 will be used to
operate the AVS as a buck converter when the reverse energy
flow is needed due to regeneration in the motor load. Switches
TR3 and TR4 will commutate the dc link current between the
rectification stage and the AVS when required. In any situation
both TR3 and TR4 will not be switched ’ON’ together to
avoid shoot through of the AVS with dc link. Similarly both
TR1 and TR2 will not be switched simultaneously ’ON’ but in
opposition, to avoid short circuiting of CAUX . Additionally a
diode, D5, is used to provide a freewheeling path for the induc-
tor LAUX . The switches S1 to S6 in the rectification stage are
implemented using the common collector bi-directional IGBT
switching arrangement [4]. The switches in the inversion stage
are implemented with an IGBT and an anti-parallel diode.
III. AN ANALYTICAL MODEL OF THE HYBRID DIRECT
POWER CONVERTER
A. Space vector modulation
Implementation of Space Vector Modulation (SVM) for the
two-stage matrix converter has been discussed in [3], [10], [13]
where a similar approach as in [10] can be used for the HDPC.
The space vector diagram for the rectification and inversion
stage is shown in Fig. 3. According to the SVM for TMC duty-
cycle of the adjacent active input current vectors in a CSI
type rectification stage (dγ and dδ) and adjacent active output
voltage vectors in the VSI type inverter stage (dα and dβ)can
be expressed as:
dγ = mR · sin(π3 − θ
∗
in), dδ = mR · sin(θ∗in) (1)
dα = mI · sin(π3 − θ
∗
out), dβ = mI · sin(θ∗out) (2)
where, mR and mI are the rectification and inversion stage
modulation indexes and θ∗in and θ∗out are the angles within
their respective sectors of the input current and output voltage
reference vectors. By eliminating the zero vectors in the
rectification stage the modified duty cycles of the rectification
stage, dγR and dδR, can be expressed as:
dγ
R =
dγ
dγ + dδ
, dδ
R =
dδ
dγ + dδ
(3)
The Tab. I define the sector number and the active voltage
vectors, Vγ and Vδ , corresponding to each sector in the
rectification stage. Vab, Vbc, Vca are the sinusoidal line to line
supply voltages.
B. Control of dc link current commutation
The average dc link voltage produced by the rectification
stage of the HDPC (Vpn,REC ) over a switching period (T ) can
be expressed in terms of instantaneous amplitudes of the active
supply voltage vectors (Vγ and Vδ as in Tab. I) according to
(4).
Vpn,REC =
(
dγ
R · Vγ + dδR · Vδ
)
(4)
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Fig. 3. Generation of the reference vectors using space vector modulation
θ∗in Sector Vγ Vδ
0 ≤ θ∗in < π3 1 Vbc −Vca
π
3
≤ θ∗in < 2π3 2 Vab −Vca
2π
3
≤ θ∗in < π 3 Vab −Vbc
π ≤ θ∗in < 4π3 4 Vca −Vbc
4π
3
≤ θ∗in < 5π3 5 Vca −Vab
5π
3
≤ θ∗in < 2π 6 Vbc −Vab
TABLE I
ACTIVE SUPPLY VOLTAGE VECTORS AT EACH SECTOR OF THE
RECTIFICATION STAGE
When the converter demands higher load voltage, the AVS will
be activated to provide necessary boost of the average dc link
voltage seen by the inversion stage. In such a situation the
average dc link voltage seen by the inversion stage (Vpn,INV )
should be equal to the peak load voltage in order to provide
the load demand Vout as expressed by (5),
Vpn,INV = dAUX ·VAUX+(1−dAUX) ·Vpn,REC =
√
2 ·Vout (5)
where, VAUX is the magnitude of the voltage across capacitor
CAUX . dAUX is the duty ratio of the switch TR3 which can
be obtained using (6),
dAUX =
(√
2 · Vout − Vpn,REC
VAUX − Vpn,REC
)
(6)
C. Control of power flow of the Auxiliary Voltage Source
One of the conditions for the supply current to be si-
nusoidal is to achieve an accurate balance of input/output
power over a switching period. Therefore, the power supplied
to the load by the inversion stage, which is a constant,
can be expressed in terms of power supplied via the AVS
(PAUX−>INV ) and power supplied directly from the recti-
fication stage (PREC−>INV ) as in (7),
PINV = PREC−>INV + PAUX−>INV = const (7)
Similarly, the power processed by the rectification stage
(PREC ) can be obtained as in (8). In an ideal situation PREC
should equate to PINV in order to minimise the energy storage
and also to maintain sinusoidal supply currents.
PREC = PREC−>AUX + PREC−>INV = const (8)
Power supplied by the AVS, PAUX−>INV can be expressed
in (9) in terms of VAUX and IAUX .
PAUX−>INV = VAUX · IAUX (9)
Similarly, PREC−>INV can be expressed in terms of their
currents and voltages (10).
PREC−>INV = Vpn,REC · (IINV − IAUX) (10)
Therefore, an expression for the inductor current IAUX can be
obtained by substituting equations 9 and 10 in (7). (11) shows
that the average AVS current IAUX is proportional to the dc
link current and duty of the AVS.
IAUX = dAUX · IINV (11)
In order to satisfy the power balance as in (7) and (8), the
power flow into the AVS (PREC−>AUX ) must be equal to the
power flow out (PAUX−>INV ). Therefore, the current of the
inductor LAUX can be obtained as in (12), which confirms
the balance of input and output power in the AVS.
i∗ =
[
dAUX · VAUX
Vpn,REC
]
· IINV (12)
In an ideal case, when the inductor current IL exactly follows
the i∗, a zero average energy exchange with CAUX will result.
Any error in tracking i∗ would result in energy needing to be
stored in CAUX . A properly tuned controller will maintain
the average error very close to zero. Therefore the average
energy storage in CAUX is negligible. In such a situation the
AVS acts as a quasi-direct power converter. The average power
processed by the AVS can be expressed as a fraction of load
power POUT according to:
PAUX =
[
dAUX · VAUX
Vpn,INV
]
POUT (13)
The amplitude of VAUX is directly proportional to the average
power processed in the AVS (PAUX ). It is also clear that the
AVS will not be utilised when the duty dAUX is zero. This is
the case when the converter operates at less than the theoretical
maximum voltage transfer ratio of 0.86.
IV. CONTROLLING THE HYBRID DIRECT POWER
CONVERTER
The benefits of using a HDPC rely mainly on two major
conditions. Firstly, the assumptions made to develop the ana-
lytical model have to be realistic. This requires the converter to
be operated linearly by avoiding over modulation. Switching
states of the rectification, inversion and AVS of the HDPC
are mixed as shown in Fig. 4. Secondly, proper controlling
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Fig. 4. Switching state combination of the proposed HDPC.
of the current through the inductor LAUX is essential to
ensure that (12) is accurately satisfied. Control of the cur-
rent through LAUX is investigated using a predictive control
technique which will be discussed in the following sections.
The rectification and inversion stages of the Hybrid direct
power converter are modulated using the indirect space vector
modulation technique [13]–[15]. Therefore, time intervals for
the switching states illustrated in Fig. 4 can be obtained using
(14) to (26).
tr = dα · dγR · T (14)
t1 = [1− (dα + dβ)] · dγR · T (15)
t2 = dα · dγR · T (16)
t3 = dβ · T (17)
t4 = dα · dδR · T (18)
t5 = [1− (dα + dβ)] · dδR · T (19)
tr1 = (1− dAUX) · dγR · T (20)
tr2 = dAUX · T (21)
tr3 = (1− dAUX) · dδR · T (22)
ta = dα · (1− dAUX) · dγR · T (23)
tb =
[
dβ · (1− dAUX) · dγR
]
· T +
[
dAUX
(
dβ
dα + dβ
)]
· T
(24)
tc =
[
dα · (1− dAUX) · dδR
]
· T +
[
dAUX
(
dα
dα + dβ
)]
· T
(25)
td = dβ · (1− dAUX) · dδR · T (26)
A. Selection of a suitable current controller for the Auxiliary
Voltage Source
Proper control of the inductor current in the boost type
AVS is essential to maintain the sinusoidal supply currents.
Equation (12) expresses the inductor current which is obtained
by considering the balance of power in the converter. The
shape of the current, i∗, at unity voltage transfer with bal-
anced supply voltage situation is shown in Fig. 5(a). As the
intention here is to analyse the waveform shape, a normalised
waveform is considered. Fig. 5(b) shows the Fourier spectrum
of the normalised i∗. According to the Fourier spectrum, the
frequency components of i∗ have spread over 2 kHz. In the
case when the supply voltage is 10% unbalanced i∗ at unity
voltage transfer demand is shown in Fig. 5(c). The Fourier
spectrum at unbalanced supply voltage is shown in Fig. 5(d),
which indicates more dense spectrum spreading up to 2 kHz.
Therefore, a current controller with fast dynamics should
be employed in order to exactly track the fast varying, i ∗.
Traditional Proportional Integral (PI) type current controllers
are typically used for controlling quasi-stationary currents with
zero steady state error. In this situation the reference current
is not stationary. Therefore a predictive current control having
sufficient bandwidth is used.
(a) Normalised i* at balanced supply voltage situation
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Fig. 5. Normalised inductor current described in (12) and its Fourier plot
when the converter demands unity voltage transfer
B. Predictive current control of the Auxiliary Voltage Source
A novel predictive current control scheme is explained
in this section in order to control the AVS. The proposed
controller offers a possibility to make the average current
through the LAUX to track the reference, i∗ [16], [17]. The
control architecture is shown in Fig. 6. In this method, the
average model of the boost type auxiliary voltage source is
considered. A typical PI type regulator is used to maintain the
capacitor voltage amplitude constant. The PI controller output
is then multiplied by the current reference, i∗, as given by (12)
before sending it to the predictor. The predictor will predict the
necessary duty cycle, dk+1, of the switch, TR1, for the next
switching interval. Thereby a simple Pulse Width Modulator
(PWM) can be used to switch TR1. The following analysis
explains the details of the predictor. The system equation for
the boost inductor in the AVS can be rewritten for the instant, k,
as illustrated in (27) (Fig. 2(b)). In this equation, derivative of
the inductor current is replaced with the sampled and predicted
current values during a switching interval, T .
ek = Vpn,RECk − LAUX ·
(
i∗k+1 − ik
)
T
−RAUX · ik (27)
where, i∗k+1 is the desired reference current at instant (k +1),
and ik is the sampled inductor current at instant k. In practical
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Fig. 6. Predictive control structure
situations switching occurs after a finite amount of delay time.
This delay time includes sampling time, calculation time, data
transferring time and device switching delays. These delays
are usually time variant. Compensation for these time varying
delays will be a complex issue. However, the total delay is
usually a fraction of a switching interval, T . Therefore, a fixed
delay time of one period, T , is selected for the predictive
controller in order to simplify the calculations. For example
if the sampling, calculations and data transferring to the PWM
registers are done in the instant k, the switching will occur
at the instant (k + 1). Therefore, at the switching instant k
the predictor has to predict the values for the next switching
instant (k +1). According to (27), voltage across switch TR1
at the instant (k + 1) can be obtained by using (28).
ek+1 = Vpn,RECk+1−LAUX ·
(
i∗k+2 − ik+1
)
T
−RAUX · ik+1
(28)
where, ik+1 can be obtained by rearranging (27) with the
sampled values at instant k, as follows
ik+1 =
T
LAUX
· (Vpn,RECk − ek)+
(
1− RAUX
LAUX
· T
)
· ik
(29)
where, i∗k+2 is the reference inductor current at instant (k+2).
Considering the behavior of i∗k in Fig. 5, the waveform can
be modeled using a second order polynomial . Therefore the
value of i∗k+2 can be predicted using a second order Lagrange
polynomial approximation as illustrated in (30).
i∗k+2 = 6 · i∗k − 8 · i∗k−1 + 3 · i∗k−2 (30)
where, i∗k, i∗k−1 and i∗k−2 are the calculated reference currents
at instants k, (k − 1) and (k − 2) respectively. During one
switching period the variation of the average dc link voltage,
Vpn,REC , can be assumed linear due to its slower variation (i.e.
supply is 50 Hz). Therefore, a first order Lagrange polynomial
approximation can be used as illustrated in (31).
Vpn,RECk+1 = 2 · Vpn,RECk − Vpn,RECk−1 (31)
where, Vpn,RECk and Vpn,RECk−1 are the dc link voltage at
instant k and (k − 1) respectively. Finally, the duty ratio of
switch TR1 in the AVS can be found using the equation 32.
dk+1 =
[
VAUXref − ek+1
VAUXref
]
(32)
where, VAUXref is the reference voltage amplitude of the
AVS. The switching frequency of the boost type AVS can
be maintained the same as rectification stage. Therefore, the
boost inductor current can be shared between the supply active
current vectors in order to obtain sinusoidal supply current
waveforms. Switching pulses of rectification and the auxiliary
boost type converter are synchronised as shown in Fig. 7. Pulse
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Fig. 7. Synchronisation of switching pulses of the boost type AVS with the
rectification stage.
durations for the sequence shown in Fig. 7 can be found in
(33).
tb1 =
(
dk+1 · dγR
)
· T
2
, tb2 =
(
dk+1 · dδR
)
· T
2
(33)
V. SIMULATION RESULTS
A comprehensive simulation study was carried out using
the Saber c© simulation package to study the operation of the
proposed HDPC.
A. Sharing of power
Part of the simulation study was intended to analyse how
much power is processed in each sections of the Hybrid
Converter. The average power processed by the Auxiliary
Voltage Source at different Voltage Transfer Ratio demands
was simulated for possible VAUX amplitudes as shown in Fig.
8. The figure indicates that smaller average power is processed
when the VAUX is increased. However, expensive high voltage
switching devices for the AVS and inversion stage have to
be used for higher VAUX . This could potentially increase the
semiconductor losses and the cost of the converter. Therefore,
an intermediate level of 800 V was chosen that allows the
use of typical 1200 V devices for the converter. When the
VAUX is 800 V and unity voltage transfer, 41% of the load
power is processed by the AVS. Typical power waveforms
of the HDPC operating at unity voltage transfer demand are
shown in Fig. 9. The low-pass filtered waveforms are also
shown in order to demonstrate the average behaviour. The
rectification stage power, PREC , includes both power supplied
to the inversion stage and the AVS. The inversion stage power,
PINV , includes power drawn both from the rectification stage
and the AVS. The waveforms of the input and the output power
of the AVS are shown in Fig. 9(c) and Fig. 9(d) respectively.
The waveform of PAUX−>INV shows a higher instantaneous
power ripple, which is not present in the input power to the
AVS, PREC−>AUX . This instantaneous power will be supplied
by the capacitor of the AVS. However, the balance in average
power over a supply period is achieved between PREC−>AUX
and PAUX−>INV .
The forward voltage drops in the active and passive devices
have to be taken into account to make the simulation model
closer to real system conditions. Therefore, average power
processed by the rectification stage will show both the load
power and losses in the converter.
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Fig. 9. Typical power waveforms and their low-pass filtered waveforms of
the HDPC demanding unity voltage transfer. (Appendix A)
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Fig. 10. The operation of a HDPC at 10% unbalanced supply voltage
providing unity voltage transfer demand (Appendix A).
B. Device ratings
Device ratings of the AVS circuitry is important in assessing
the cost and the size of the proposed HDPC. TR3 and TR4 in
Fig. 2, have to supply the total dc link current to the inversion
stage. Therefore,the current ratings are similar to the inversion
stage devices. TR1 and TR2 switch the inductor current which
is a fraction of the dc link current ( i.e. VpnVAUX ·Idc). Therefore,
devices with smaller current rating than the standard TMC can
be utilized. The voltage rating of all four transistors should be
1200 V or higher since the AVS capacitor is charged to 800V.
However the increase in the device count of the HDPC provides
16.3% extra power output than compared to the conventional
TMC, due to the increase in the voltage transfer ratio capability.
C. Operation of the HDPC at unbalanced supply voltage
The operation of the HDPC at unity voltage transfer de-
mand at 10% unbalanced supply voltage is shown in Fig.
10. The positive sequence component of the supply phase
voltage was kept at 240 Vrms. The unbalanced supply voltage
creates a variable average dc link voltage having twice the
supply voltage frequency [7]. Due to this reason, in some
situations the dc link voltage will be sufficient to provide the
load demand. Therefore, the AVS can be disabled for several
switching intervals which can be observed in Fig. 10(b) at
approximately 23ms and 43 ms. At these instances the AVS
controller will be disabled and the operation is similar to the
conventional TMC. This transition of control states creates
disturbances in the supply current waveform. The Switching
ripple in the line to line load voltage is filtered using a low-pass
RC filter to extract the fundamental of the load voltage. The
measured amplitude of the fundamental load voltage is 415
Vrms. Therefore, a unity voltage transfer between the supply
and the load is achieved.
D. Simulation of the novel predictive current control of the
AVS
The switching frequency of the pulse width modulator used
in the predictive current controller was fixed at 10 kHZ . Fig.
11 shows the predicted current and voltage waveforms using
Lagrange approximations. As illustrated in (31), the first order
Lagrange approximation for the Vpn,REC at the instant (k+1)
can be seen in Fig. 11(a). The sampled values were predicted
in advance by one period as expected. The predicted values
of the reference current, i∗, at the instant (k + 2) is found
using the second order Lagrange approximation which can be
seen in Fig. 11(b). In these approximations smooth variation
of the time derivative of the sampled values are assumed.
However, Vpn,REC and i∗ have a higher order variation at
the sector boundary which cannot be accurately approximated.
Therefore, a mismatch between the sampled and the predicted
values can be observed just after every sector change. In order
to avoid this situation lagrange approximation is made for each
sector separately. At the start of each sector, memory values at
instant (k−2) and (k−1) were forced to zero. The predicted
currents and voltages can be seen in Fig. 11.
Simulation waveforms with balanced supply voltage at unity
voltage transfer is shown in Fig. 13. The parameters for
these simulation waveforms are chosen to match with the
experimental setup.
VI. EXPERIMENTAL RESULTS
The operation of the proposed HDPC has been validated
using a laboratory prototype which has a 4 kW full load
capability at 415 V nominal line to line input voltage (com-
ponents were listed in Appendix B). A boost converter having
output voltage amplitude of 800 V was used as the Auxiliary
Voltage Source. The additional measurements necessary for
the HDPC compared to the standard matrix converter are the
voltage across the capacitor CAUX and the current through
the inductor LAUX . The predictive current controller is used
for the experimental setup which was digitally implemented in
(a) Prediction of Vpn,REC for the instant(k + 1).
(b) Prediction of i∗ for the instant (k + 2).
Fig. 11. Prediction of the voltage and currents using Lagrange approx-
imations. The error in the prediction at each sector change is highlighted
(Appendix A).
the DSP and FPGA platform without requiring any additional
hardware. Fig. 12 illustrates the experimental evaluation of the
Lagrange polynomial approximations used in predicting the dc
link voltage, Vpn−REC , and inductor current shape, i∗. The
waveforms verify the polynomial approximations described in
section IV-B in the current predictor.
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Fig. 12. Experimental waveforms of the Lagrange polynomial approxima-
tions.(Appendix A).
The operation of HDPC at unity voltage transfer ratio is
shown in Fig. 13. A low-pass passive filter having a cut-off
frequency of 500 HZ was used to remove the PWM ripple in
the load voltage and to reveal the fundamental waveform. The
supply voltages are balanced and sinusoidal. The line to line
amplitude and frequency of the supply are 355 V rms and 50
HZ respectively. The frequency demand of the load voltage
is set to be 21 HZ . The measured amplitude of the filtered
line to line load voltage is 355 Vrms. This proves that unity
voltage transfer is achieved.
Sinusoidal supply current is one of the main objectives in
the HDPC. The difference in the simulation and experimental
supply current waveforms were mainly due to the distortions
caused by the three-phase variable transformer, which was
employed to vary the supply voltage. Fig. 14 illustrates the
fourier spectrum of one of the supply currents when the HDPC
demands an unity voltage transfer. The spectrum is normalized
to the fundamental current at 50 Hz. The calculated THD for
the supply current is 15%.
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(c) dc link voltage.
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(d) Compensated dc link voltage.
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Fig. 13. Operation of the HDPC at unity voltage transfer. left: simulation
results, right: experimental results (Appendix B).
The dc link voltage just after the rectification stage will
always be less than the peak supply line to line voltage of
502 V . The peak voltage of 502 V occurs only when one of
the supply line to line voltages crosses zero. The minimum
average dc link voltage occurs at the time when two of the
supply line to line voltages are equal in magnitude. Mixing of
the auxiliary voltage of 800 V with the rectified dc link can
be seen in the compensated dc link waveform. Flat top of this
peak dc link voltage indicates that VAUX is maintained at a
constant 800 V by the PI type voltage regulator. Therefore,
enough average voltage boost in the dc link is achieved to
provide the unity voltage transfer.
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Fig. 14. Experimental waveforms of the supply current and its Fourier
spectrum in the HDPC when demanding unity voltage transfer.(Appendix B).
VII. CONCLUSION
This paper proposes a novel hybrid direct power converter
topology based on two stage matrix converter. The hybrid
converter can provide unity voltage transfer and improved
robustness in addition to the benefits of matrix converter
technology.
A novel predictive current control scheme is proposed,
which ensures the balance of power in the converter. The
proposed scheme is simple in digital implementation and
requires no additional circuitry.
The experimental results using a laboratory prototype con-
firms the performance of the hybrid converter at unity voltage
transfer. The HDPC requires no additional clamp circuit which
is usually used in the direct power converters for protection
thereby eliminating the cost for the clamp circuitry. Finally all
the benefits of the hybrid converter are delivered at the cost
of increased component count in the converter.
APPENDIX
A. Parameters for Fig. 9, Fig. 10 and Fig. 11
supply Vln−ln=415 Vrms, fsupply = 50 HZ ; fsw = 10 kHZ ,
Lin = 1.1 mH , Cin = 9.2 μF , Rdamp = 150 Ω, CAUX = 20
μF , Rload = 42 Ω, Lload 5 mH , fload= 90 HZ . V TR = 1.
B. Parameters for Fig. 13 and Fig. 14
Supply Vln−ln= 355 Vrms, fsupply = 50 HZ ; fsw = 10
kHZ , Lin = 1.1 mH + Lvariac, Cin = 9.2 μF , Rdamp = 150
Ω, V TR = 1, fload = 21 HZ , VAUXref = 800 V , LAUX =
1.85 mH , RAUX@20kHz = 1.65 Ω, CAUX = 20 μF .
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